(19) RÉPUBLIQUE FRANÇAISE

INSTITUT NATIONAL DE LA PROPRIÉTÉ INDUSTRIELLE

PARIS

11) N° de publicati n :

(à n'utiliser que pour les commandes de reproduction)

2 701 133

(21) N° d' nr gistrement nati nal :

93 01235

(51) Int Cl⁵: G 06 F 13/00, G 06 K 7/00, 19/07

(12)

DEMANDE DE BREVET D'INVENTION


A1

- (22) Date de dépôt : 04.02.93.
- (30) Priorité :

- (71) Demandeur(s) : Société anonyme dite : GEMPLUS CARD INTERNATIONAL — FR.
- Date de la mise à disposition du public de la demande : 05.08.94 Bulletin 94/31.
- (56) Liste des documents cités dans le rapport de recherche préliminaire : Se reporter à la fin du présent fascicule.
- 60 Références à d'autres documents nationaux apparentés :
- (73) Titulaire(s) :
- (74) Mandataire : Cabinet Ballot-Schmit.

(72) Inventeur(s) : Le Roux Jean-Yves.

- (54) Procédé de communication avec un support portatif.
- (57) Procédé de communication entre une unité de traitement associée à un programme applicatif et des supports d'informations portatifs de types différents. Il consiste à ajouter une couche de communication entre le programme applicatif et les supports, afin de n'utiliser qu'un seul protocole de communication dans le programme applicatif pour accéder aux supports quel que soit leur type.





PROCEDE DE COMMUNICATION AVEC UN SUPPORT PORTATIF

L'invention concerne les supports portatifs tels que les cartes à mémoire de masse ou les cartes à puce de type carte de crédit. Elle s'applique notamment aux microordinateurs.

5

10

15

20

25

30

Les cartes à mémoire de masse amovibles ont fait accessoires comme récemment leur apparition ordinateurs personnels ou microordinateurs, surtout pour les ordinateurs portables. Elles pourraient remplacer dans l'avenir les disquettes et autres moyens stockage de masse de type magnétique. Elles peuvent servir de mémoire de masse d'aussi grande capacité que les disquettes magnétiques (ordre de grandeur : million d'octets); leur encombrement n'est pas plus grand puisqu'elles ont le format carte de crédit avec une épaisseur de 3 à 5 millimètres, et elles sont beaucoup plus rapides d'accès (plusieurs milliers fois plus rapides).

Elles peuvent même servir de mémoire vive de programme directement exécutable par l'ordinateur personnel. Dans ce cas, contrairement aux mémoires de masse magnétiques, elles n'ont pas à être chargées dans la mémoire vive (RAM) du PC pour être exécutées ensuite. Les programmes qu'elle contient sont exécutables directement par l'ordinateur personnel.

Les cartes à mémoire de masse, parfois appelées encore PC-cards, comportent plusieurs puces de mémoire et un connecteur en bout de carte (connecteur femelle de 68 broches selon la norme PCMCIA de "Personal Computer Memory Card International Association" 1030B East Duane Avenue, Sunnyvale, California). La carte est enfichable

dans un connecteur correspondant (mâle de l'ordinateur). Les connexions sont telles que la mémoire puisse être adressée par un port d'entrée-sortie parallèle du PC, comme si la mémoire était une mémoire de masse magnétique, c'est-à-dire comme si elle était une extension de mémoire vive de l'ordinateur.

5

10

15

20

25

30

Ces cartes enfichables, outre leur fonction de mémoire, peuvent offrir des fonctionnalités supplémentaires, comme par exemple des fonctions de communication. D'autres, qualifiées d'intelligentes, comportent un microprocesseur capable d'exécuter lui-même des programmes contenus en mémoire RAM de la carte. Il est aussi prévu, dans le cas de ces cartes intelligentes, que l'ordinateur puisse charger directement dans une mémoire de la carte des fichiers directement exécutables par le microprocesseur.

L'espace mémoire de ces cartes à mémoire connecteur en bout est formaté de la même manière que les disquettes magnétiques, selon le système d'exploitation associé au microordinateur. un exemple où le système d'exploitation est le système (Disc Operating system) bien connu, l'espace mémoire est ainsi divisé en secteurs ou segments. Et cet mémoire est adressé comme disquette celui d'une magnétique : à titre d'exemple l'accès en lecture 5ème secteur se fait en activant l'interruption DOS de lecture associé, avec comme arguments ce numéro secteur et le nombre d'octets à lire.

Il est aussi possible d'utiliser des registres de commande d'un microordinateur pour effectuer des accès. On se reportera éventuellement au document "PMCIA Socket Services Interface Specification" diffusé par "Personal Computer Memory Card International Association" déjà cité.

Un protocole de communication entre ces cartes et un programme applicatif d'un microordinateur permet au microordinateur d'accéder à l'espace mémoire PCMCIA et . haut commandes de niveau d'exécuter des : de la initialisation/configuration carte, lecture/écriture/effacement de données...

5

10

15

20

25

30

Il existe par ailleurs d'autres types de supports portatifs qui sont les cartes à puces à contacts affleurants, largement utilisées dans le grand public pour des applications telles que: cartes téléphoniques, cartes d'accès à des locaux sécurisés, cartes bancaires, etc.,. Ces cartes ne comportent généralement qu'une puce de circuit-intégré (bien qu'il ne soit pas exclu qu'elles en aient plusieurs). Les contacts ne sont plus en bout de carte, mais sur une des faces principales planes la carte. Les contacts sont peu nombreux, entre six huit en général. Ces cartes sont beaucoup plus minces que les cartes à mémoire au standard PCMCIA: épaisseur est de l'ordre du millimètre, au lieu de 3 à 5 millimètres. Elles sont destinées à être insérées dans des lecteurs spécialisés selon les applications cabines téléphoniques, portillons d'accès pour cartes d'accès, distributeurs de billets pour les cartes bancaires, etc. Elles comportent un espace mémoire géré par un microcontrôleur ou un microprocesseur intégré.

Dans certains cas, les cartes à puces peuvent être raccordées à un microordinateur, pour assurer la sécurité d'utilisation de celui-ci. Un lecteur de carte à puce est alors raccordé au microordinateur.

Le protocole de communication entre ces cartes et un programme applicatif d'un microordinateur ou d'une quelconque machine de traitement suit les normes ISO 7816-3 et 7816-4. De manière spécifiée, selon ces normes et comme représenté sur la figure 4a, la structure d'un

message de commande avec couche de transport comprend un entête P, un bloc de données INF et une information E de contrôle de transmission ("cheksum" en littérature anglo-saxonne). L'entête P comprend l'adresse NAD lecteur de la carte à puce, le type PCB de bloc données (données applicatives, d'acquittements ou de supervisions) et la longueur LEN du bloc de données. bloc de données INF est lui-même structuré en un en-tête H, et un corps de message B. L'entête contient la classe de l'instruction (CLA), le code de l'instruction (INS) et l'adresse dans l'espace mémoire de la carte à puce à laquelle on veut accéder (P1, P2). Le corps du message comprend le nombre d'octets (Lc) du message, les octets du message (DATA) et le nombre maximum d'octets (Le) message attendus dans la réponse.

La classe de l'instruction identifie la structure exacte du message:

- sans corps de message: type 1;

5

10

15

20

- avec un corps de message comprenant le nombre d'octets (Lc) du message et le message (pas de réponse attendue) : type 2 (par exemple, écriture de données);
- avec un corps de message ne comprenant que le nombre maximum d'octets (Le) du message attendu dans la réponse: type 3 (par exemple, lecture de données);
- avec un corps de message complet : type 4.

 Le microordinateur peut ainsi faire exécuter par la carte à puce des commande du type :
- lecture/écriture/effacement de données dans un fichier élémentaire;
 - vérification de signatures électroniques;
 - chiffrement, déchiffrement.

 En réponse la carte à puce renvoie un message dont

la structure de la couche de transport est identique à celle du message de commande, et où le bloc de données INF comprend les octects de la réponse (DATA) et un code d'état (STATUS), le nombre total d'octets du bloc de données étant donné par la longueur LEN dans l'entête P. Cette structure du message de réponse est représentée sur la figure 4b.

On a pensé, selon l'invention, qu'il serait utile d'uniformiser les protocoles de dialogue avec les cartes à puces et les cartes de type PCMCIA, afin de faciliter leur usage mixte.

Dans ce but, il a déjà été proposé un lecteur de carte pour microordinateurs qui possède une fente d'insertion de carte et des moyens pour se connecter, soit sur un connecteur en bout de carte à mémoire, soit sur des contacts affleurants d'une carte à puce. Ce lecteur comporte ainsi un premier connecteur placé au fond de la fente d'insertion pour recevoir une carte à mémoire à connecteur en bout et un deuxième connecteur pour cartes à puce à contacts affleurants, placé sur une des faces principales de la fente.

Pour faciliter encore une utilisation généralisée des cartes à puce à contacts affleurants, l'invention propose un procédé de communication qui permet à un microordinateur d'accéder indifféremment à un lecteur de carte à mémoire à connecteur en bout ou à un lecteur de carte à puce à contacts affleurants, sans avoir à se soucier du type de support portatif ainsi accédé.

Selon le procédé de l'invention, un programme applicatif dans le microordinateur utilise un seul protocole de communication entre le programme applicatif et les supports portatifs. Inversement, les messages que le programme applicatif reçoit de ces supports suivent le même protocole de communication, grâce à cette couche

de communication.

5

10

15

20

25

30

Un tel procédé permet à un utilisateur d'accéder très facilement aux différents types de cartes, puisqu'il rend ce type transparent pour l'utilisateur.

Selon l'invention, le procédé de communication consiste à ajouter une couche de communication entre un programme applicatif du microordinateur et des supports d'informations de types différents, afin de n'utiliser qu'un seul protocole de communication pour accéder aux supports, quel que soit leur type. La couche de communication met en oeuvre principalement les étapes suivantes, sur réception d'un message du programme applicatif:

- extraction dans le message de l'adresse du lecteur du support;
 - détection de présence d'un support à cette adresse et identification du type correspondant;
 - dans le cas où le support est du type carte à puce à contacts affleurants ou carte à mémoire intelligente à connecteur en bout, transmission directe du message au support;
 - dans le cas où le support est du type carte à mémoire à connecteur en bout, analyse du message et codage pour le rendre compatible avec le support.

D'autres caractéristiques et avantages sont présentés dans la description qui suit à titre indicatif et non limitatif de l'invention, en référence aux dessins et documents annexés dans lesquels :

- la figure 1 est une illustration d'une carte à mémoire à connecteur en bout;
- la figure 2 est une illustration d'une carte à puce à contact affleurants;
- les figures 3a et 3b représentent un lecteur bistandard dans lequel on introduit

- (a) une carte PCMCIA;
- (b) une carte à puce;

20

25

30

- les figures 4a et 4b représentent respectivement la structure de message de commande et de réponse avec une couche de transport selon les normes ISO 7816-3 et -4 et
- la figure 5 est un organigramme du procédé selon l'invention.

Sur la figure 1, une carte 10 du type PCMCIA est représentée. Cette carte pour microordinateur est enfichable. Elle comporte un connecteur en bout 11. Cette carte à une épaisseur el de l'ordre de 3 à 5 millimètres, pour une largeur d'environ 5cm et une longueur d'environ 8cm. On parlera par la suite de carte PCMCIA.

Sur la figure 2, une carte 20 du type carte à puce est représentée. Son épaisseur e2 est inférieure au millimètre. Cette carte à puce possède un connecteur 21 à contacts affleurants placé sur une des faces principales planes de la carte. Ce connecteur est classiquement constitué d'un petit nombre (en général six à huit) de surfaces de contact individuelles placées côte-à-côte.

Dans le cas de la carte PCMCIA, le contact avec l'extérieur se fait par enfichage de 68 broches mâles dans des logements femelles, comme représenté sur la figure 3a.

Dans le cas de la carte à puce, et comme représenté sur la figure 3b, il se fait par pressions de lames de contact contre les 6 à 8 surfaces de contact individuelles de la carte. Les lames peuvent être en forme de balais venant frotter sur les surfaces de contact du connecteur 21, ou en forme de bossages 32 venant s'appuyer sur ces surfaces.

Un microordinateur ayant les lecteurs appropriés peut ainsi se connecter à des cartes PCMCIA ou à des

cartes à puce. Mieux, il peut comporter un lecteur mixte du type représenté sur les figures 3a et 3b, qui peut lire ou bien une carte PCMCIA ou bien une carte à puce. Un tel lecteur est décrit dans la demande de brevet FR 92 01470 déposée au nom de la Demanderesse.

5

10

15

20

25

30

Il possède principalement une fente 30 d'insertion de carte, des moyens 31 pour se connecter sur un connecteur en bout de carte à mémoire, et des moyens 32, 33 pour se connecter sur des contacts affleurants d'une carte à puce. Le lecteur comporte ainsi un premier connecteur 31 au fond de la fente d'insertion pour recevoir une carte à mémoire à connecteur en bout (figure 3a) et un deuxième connecteur 32 pour cartes à puce à contacts affleurants placé sur une des faces principales de la fente (figure 3b).

Mais le microordinateur qui veut accéder à ces différents supports portatifs insérés dans des fentes de lecteurs de type carte à puce, PCMCIA ou mixtes, doit utiliser le protocole de communication approprié.

Notamment la carte PCMCIA suit le protocole de communication associé au système d'exploitation du microordinateur, comme toute mémoire de masse. La carte à puce suit elle un protocole spécifique conforme aux normes ISO 7816-3 et 4 déjà décrit en référence aux figures 4a et 4b qui montrent la structure du message de commande et de réponse avec couche de transport selon ces normes.

Dans l'invention, un procédé de communication va permettre au microordinateur de traiter indifféremment ces différents supports portatifs.

Un programme applicatif lancé par le microordinateur utilise selon l'invention un seul protocole de communication avec les supports portatifs. Dans un exemple, c'est le protocole de communication des cartes à puce qui est retenu.

5

10

15

25

30

Une couche de communication entre le programme applicatif et un support amovible reçoit les commandes du programme applicatif selon ce protocole de communication.

On rappelle que la structure d'un message de commande répondant aux normes ISO comprend (figure 4-a):

- un entête P contenant notamment l'adresse NAD du lecteur destinataire,
- un bloc de données INF contenant la commande.
- une information E de contrôle de transmission.

La couche de communication selon l'invention met alors en oeuvre les étapes suivantes :

- extraction de l'adresse NAD du lecteur destinataire;
- détection de présence d'une carte à cette adresse;
- si une carte est présente et si elle est du type carte à puces, transmission directe du message de commande au lecteur;
- si une carte est présente et si elle est du type carte PCMCIA, analyse du bloc de données INF contenant la commande pour la mettre au format correspondant.
 - si il n'y a pas de carte, renvoi d'un message de réponse : "carte absente" au programme applicatif.

La détection de présence d'une carte ainsi que la détermination de son type peuvent être effectuées par des moyens mécaniques, optiques ou magnétiques. Par exemple un petit contacteur électrique est actionné par la connexion de la carte sur son connecteur.

Si la carte est du type carte PCMCIA, l'analyse de la commande consiste alors à extraire les différentes informations du bloc de données INF (figure 4a) contenant la commande pour en déduire le contenu des

différents paramètres de cette commande. Le bloc de données INF est de la forme :

Н

В

CLA INS P1 P2 LC DATA Le

avec un en-tête H constitué des éléments référencés CLA, INS, P1, P2 et un corps de message B constitué des éléments référencés Lc, DATA, Le

10 où:

CLA : est le type de l'instruction

INS : est le code de l'instruction

P1 donnent l'adresse de base de l'élément

P2 : mémoire où l'on veut accéder

15 Lc : est le nombre d'octets de l'élément DATA

DATA: sont les données transmises

Le : est le nombre maximum d'octets attendu

dans la réponse.

L'instruction peut être de 4 types (paramètres 20 CLA).

Le type 1 correspond à un message constitué seulement par un entête (exemple d'instruction = initialisation de la carte);

Le type 2 correspond à un message comprenant l'entête et les éléments Lc et DATA (exemple d'instruction: écriture);

Le type 3 correspond à un message comprenant l'entête et l'élément Le (exemple d'instruction : lecture);

30 : Le type 4 correspond au message complet (exemple d'instruction : lecture/écriture).

Si le support amovible adressé concerne une carte du type PCMCIA, la couche de communication va analyser le message au format ISO pour le traduire au format PCMCIA.

5

10

15

20

25

30

Dans un exemple, pour une commande de lecture, au format ISO, le champ CLA indique que l'instruction est du type 3. Le bloc de donnée INF est constitué par conséquent des champs suivants :

H

В

CLA	INS	P1	P2	Le

Ce sont les paramètres P1, P2 qui donnent au système d'exploitation l'adresse de base de l'élément de mémoire que l'on veut lire et c'est le champ <u>Le</u> qui donne le nombre d'octets à lire.

Les paramètres de la commande PCMCIA correspondante, lorsque par exemple la carte PCMCIA est formatée sous le système DOS sont alors :

le code d'instruction donné par le champ INS, le numéro de secteur donné par les champs P1, P2, le nombre d'octets à lire donnés par le champ Le.

Par exemple dans le système d'exploitation DOS, si le code instruction qui se trouve dans le champ INS est le code de lecture, le système exécute la commande de lecture à partir du numéro de secteur donné par P1 et P2 et du nombre d'octets à lire donné par Le.

En ce qui concerne les réponses, en reprenant l'exemple de l'instruction de lecture, la carte PCMCIA renvoie les <u>Le</u> octets lus et le code d'état.

La couche de communication selon l'invention reçoit donc ces <u>Le</u> octets de réponse de la carte PCMCIA et le code d'état. Elle présente ces <u>Le</u> octets et le code d'état selon le format de réponse avec la couche de transport pour les renvoyer au programme applicatif du microordinateur, soit selon le format suivant :

P INF E

NAD	PCB	LEN	DATA	STATUS	EDC

où NAD et PCB sont les mêmes que dans le message de commande et LEN égal à Le : nombre d'octets de la réponse DATA.

Ainsi pour chaque instruction, la couche de communication permet, selon le type d'instruction, d'aller chercher dans les différents champs du bloc de donnée INF de la commande, les informations nécessaires pour que le système d'exploitation du microordinateur puisse exécuter l'instruction qu'il reconnaît.

5

10

15

20

Dans un autre exemple où on veut effectuer une écriture, la structure du message sera

P INF E

NAD PCB LEN CLA INS P1 P2 Lc DATA EDC

Si l'adresse NAD désigne un lecteur de carte PCMCIA, on extrait du corps du message INF le numéro du secteur à écrire (P1, P2), le nombre de données (Lc) et les données (DATA) à y écrire pour les transmettre à la carte PCMCIA. Celle-ci revoie simplement un code d'état indiquant la bonne opération ou une erreur d'exécution vers la couche de communication de l'invention. Celle-ci présente alors la réponse selon le format requis de réponse avec couche de transport, soit ici :

P INF E

NAD PCB LEN STATUS EDC

où LEN est alors égal au nombre d'octets du code d'état STATUS.

Selon l'invention, quel que soit le type de support amovible utilisé dans le microordinateur, un programme applicatif n'utilise qu'un seul protocole de communication.

Dans le cas où le support amovible est une carte PCMCIA intelligente, on prévoit que le message lui est envoyé directement au format ISO. La détermination du caractère intelligent de la carte PCMCIA se fait alors par exemple par lecture d'une adresse mémoire particulière de la carte PCMIA.

On obtient ainsi avantageusement un seul protocole de communication quel que soit le type de support et quel que soit le type de lecteur dans lequel le support est inséré.

REVENDICATIONS


1.- Procédé de communication entre une unité de traitement associée à un programme applicatif et des supports d'informations portatifs de types différents, caractérisé en ce qu'il consiste à ajouter une couche de communication entre le programme applicatif et les supports, afin de n'utiliser qu'un seul protocole de communication dans le programme applicatif pour accéder aux supports quel que soit leur type.


5


10


- 2.- Procédé de communication selon la revendication 1, caractérisé en ce que la couche de communication met en oeuvre les étapes suivantes sur réception d'un message du programme applicatif :
 - extraction dans le message de l'adresse du lecteur; détection de présence d'un support à cette adresse et identification du type correspondant;
 - dans le cas où le support est du type carte à puce à contacts affleurants ou carte à mémoire intelligente à connecteur en bout, transmission directe du message au support;
- 20 dans le cas où le support est du type carte à mémoire à connecteur en bout, analyse du message et codage pour le rendre compatible avec le support.
- 3.- Procédé de communication selon la revendication 2, caractérisé en ce que la couche de communication met en oeuvre les étapes suivantes sur réception d'un message du support :
 - identification du type du support;
- dans le cas où le support est du type carte à puce à contacts affleurants ou carte à mémoire à connecteur en bout intelligente, transmission directe du message au programme applicatif;


- dans le cas où le support est du type carte à mémoire à connecteur en bout, analyse du message et codage pour le rendre compatible avec le programme applicatif.
- 4.- Procédé de communication selon la revendication
 2 ou la revendication 3, dans lequel le lecteur comporte
 deux types de connecteur pour lui permettre de recevoir
 soit une carte à puce à contacts affleurants, soit une
 carte à mémoire à connecteur en bout, caractérisé en ce
 que la détection de présence consiste à aller lire une
 information de présence sur chacun des connecteurs,
 identifiant ainsi le type de la carte qui a été introduite.
- 5.- Procédé de communication selon la revendication 4, caractérisé en ce que, lorsque le type identifié est la carte à mémoire à connecteur en bout, on effectue une lecture à une adresse particulière de cette carte pour déterminer si cette carte est intelligente ou non.













1	FIG_4b							
P	1	INF		E				
NAD PCB	LEN	DATA	STATUS	EDC				

*FD-700--FD 270113341





N° d'enregistrement national

INSTITUT NATIONAL

de la

1

PROPRIETE INDUSTRIELLE

RAPPORT DE RECHERCHE PPELIMITATE 9301235

établi sur la base des dernières revendications déposées avant le commencement de la recherche

F٨ 484692

DOCU	JMENTS CONSIDERES COMME Citation du document avec indication, en cas des parties pertinentes		Revendications concernées de la demande examinée							
(EP-A-0 259 659 (INTERNATIONAL	BUSINESS	1							
'	MACHINES CORPORATION) * colonne 1, ligne 23 - ligne * colonne 3, ligne 16 - colonne 15 *	ne 4, ligne	2-5							
	* colonne 4, ligne 42 - colonn 19 * * abrégé; figure 1 *	ie 8, ligne								
(GB-A-2 226 192 (SAGEM) * page 1, alinéa 5 - page 3, a * page 4, ligne 8 - page 5, ligne 2 revendications 1-2; figure 2	igne 35 *	2-5							
	EP-A-0 273 136 (HONEYWELL BULK INCORPORATION) * page 2, ligne 11 - ligne 21 * page 3, ligne 35 - ligne 5 * page 4, ligne 56 - page 6,	* *	1-5							
					ES TECHNI CIES (Int.					
				G06F G06K						
	Date of achiev 25 OC		NGUYEN	XUAN H	EP					
Y: par au A: per	CATEGORIE DES DOCUMENTS CITES rticulièrement pertinent à lui seul rticulièrement pertinent en combinaison avec un tre document de la même catégorie rtinent à l'encontre d'au moins une revendication	T: théorie ou principe à la base de l'invention E: document de brevet bénéficiant d'une date antérieure à la date de dépôt et qui n'a été publié qu'à cette date de dépôt ou qu'à une date postérieure. D: cité dans la demande L: cité pour d'autres raisons								
O : div	arrière-pian technologique général vulgation non-écrite cument intercalaire	& : membre de la même famille, document correspondant								

11) Publication number:

0 427 465 A2

(12)

EUROPEAN PATENT APPLICATION

(1) Application number: 90312005.3

② Date of filing: 01.11.90

(5) Int. Cl.5: G07F 7/10, G07C 9/00, G06F 1/00

Priority: 09.11.89 US 433821

(43) Date of publication of application: 15.05.91 Bulletin 91/20

Designated Contracting States: DE FR GB IT

Applicant: AMERICAN TELEPHONE AND **TELEGRAPH COMPANY** 550 Madison Avenue New York, NY 10022(US)

(7) Inventor: Claus, David Michael 7660 Brookview Lane Indianapolis, Indiana 46250(US) Inventor: Coutinho, Roy S. 10905 Timber Lane

Carmel, Indiana 46032(US) Inventor: Murphy, Kevin Dean

6021 Middle Drive

Indianapolis, Indiana 46236(US) Inventor: Snavley, James Damon


262 North Brewer Street

Greenwood, Indiana 46142(US) Inventor: Zempol, Kenneth Robert 44 Center Grove Road, Apt. F26 Randolph, New Jersey 07920(US)

Representative: Watts, Christopher Malcolm Kelway et al AT&T (UK) LTD. AT&T Intellectual Property **Division 5 Mornington Road** Woodford Green Essex IG8 OTU(GB)

Databaseless security system.

(57) An improved security system, including a portable smart card (500) and a host computer (600), eliminates the need for the computer to store individual personal identification (ID) numbers for each user seeking access to the computer. Instead, the computer stores a first encryption algorithm E1 used in converting a particular identification number (ID), into a secret code S_n for that particular user. S_n also exists within the memory of the smart card having been loaded into its memory at the time of issue. A challenge number C is generated by the computer and transmitted to the smart card. Within the smart card and the computer, microprocessors respond to the challenge number C, the secret code S_n, and a second encryption algorithm E2 in order to generate response numbers R_n and R'_n respectively. Thereafter, Rn is transmitted to the computer where it is compared with R'n. A fav rable comparison is n cessary for gaining access to the computer.



맖

DATABASELESS SECURITY SYSTEM

Technical Field

The present invention relates to a system for granting access to a secure facility, and more particularly to an authentication procedure.

Background of the Invention

A challenge for those who provide secure facilities is to exclude all unauthorized persons seeking entry while simultaneously making authentication procedures as convenient as possible for both authorized persons and facility administrators. Such goals are frequently incompatible with each other.

The use of a password is perhaps the simplest and least expensive technique for providing access security. Additionally, passwords are relatively easy to change. However, there are problems with passwords; when they are fixed for long periods of time the chances of guessing them are improved; and when they are changed too frequently, they are forgotten by the rightful users. Further, when passwords are transmitted across an interface, they can be intercepted by anyone with the proper monitoring equipment.

In one known system, a common secret code is stored within each of two devices (key and lock). The secret codes are logically combined with a random number, available to each device, and the resulting numbers are compared with each other for identity. This technique is generally employed by various data communication systems (see e.g. "Locking Up System Security" - Electronics Week February 18, 1985 regarding Intel Corporation's 27916 KEPROMTM Keyed Access EPROM). Advantageously, the secret code itself needs never be transmitted so that an electronic intruder, monitoring interface signals, sees only the random data (challenge) and the modified random data (response) which are insufficient to teach the correct response to subsequent challenges. Unfortunately, this technique stores the same secret code in all keys which precludes selective revocation of lost or stolen keys.

One way to prevent tampering with private information in electronic systems is the use of cryptosystems (i.e., methods for encrypting, or transforming, information so that it is unintelligible and, therefor, useless to thos who are not meant to have access to it). Ideally, the transformation of the information is so complicated that it is beyond the economic means of an eavesdropper to revise the process. The eavesdropper is therefore not inclined to become an intruder who not only would

compromise the confidential nature of the stored information, but also might engage in forgery, vandalism and theft. A popular technique, known as public-key cryptography, relies on the use of two keys - one to encode the information and another to decode it. These keys are related in the sense that they serve to specify inverse transformations; however, it is computationally infeasible to derive one key from the other. That being the case, one of the keys can be made public for improved convenience without compromising the security of such a system. Applying public-key cryptography to the challenge of excluding unauthorized persons seeking entry to a secure facility, the party seeking entry would use his private key to encrypt (authenticate) a message. The party receiving the encrypted message would use the public key of the transmitter to decrypt the incoming message in order to transform it to its original text. A discussion of such systems is contained in the August, 1979 issue of Scientific American in an article by Martin E. Hellman entitled "The Mathematics of Public-Key Cryptography." An example of a publickey system is disclosed in U.S. Patent 4,453,074 issued to S. B. Weinstein for a "Protection System for Intelligent Cards." Unfortunately, in public-key systems, the party receiving the encrypted message must maintain a database that contains the public keys of all parties having authorization to enter the secure facility.

One particularly promising system involves the use of a password along with a smart card that exchanges data with an authentication device during an authentication procedure. It is noted that the smart card contains a processor and a memory; it is portable and frequently has the shape of a conventional credit card. Security is improved by requiring the holder of the smart card to remember a password. This password can either be sent to the smart card enabling it to exchange data with the authentication device, or the password can be sent directly to the authentication device itself. In either case, two conditions must now be satisfied: something in the user's head and something in the user's hand.

A known system stores an identification (ID) number within each smart card which is transmitted to the authentication device in order commence the authentication procedure. The authentication device scrutinizes the ID number to determine whether it corresponds to a presently valid ID number and then commences the authentication procedure only when the result is affirmative. Such a system is disclosed in U.S. Patent 4,471,216. While personal identification numbers additionally offer the ability

50

10

20

25

40

45

50

55

to improve flexibility (e.g., expiration date may be built into the ID itself), the storage of each individual ID number in the auth ntication device requires significant memory space. For example, storing 25,000 user keys, each 8 bytes long, requires 200K bytes of memory. Further, each time a new smart card is issued, the memory of the authentication device must be updated to recognize it. This is particularly impractical in a distributed system where, for example, the authentication device is used in connection with room or building access. Even when the authentication device comprises a host computer that is easily updated, it is undesirable from a security standpoint to store all ID numbers therein because they might be compromised if someone found a way to break into the computer.

Summary of the Invention

A security system includes a portable object, such as a smart card, and an authentication device for electrically interacting with the portable object to regulate access to a secure facility. An identification number (ID) $_n$ is presented to the authentication device which uses an encryption algorithm, E_1 , to convert it into a secret code S_n . The authentication device also generates a challenge number, C, which is transmitted to the portable object. Stored within the portable object is secret code $\boldsymbol{S}_{\boldsymbol{n}}$ and encryption algorithm E2 which are used together with the challenge number C to create a response signal R_n. Stored within the authentication device is encryption algorithm E_2 , which is used together with secret code Sn and the challenge number C to create response signal $R_{\rm n}$. A favorable comparison between R_n and R_n' is necessary to gain access to the secure facility.

In an illustrative embodiment of the invention, E₁ and E₂ are identical processes that use different master strings (secret keys) to transform a first binary number into a second binary number. Knowledge of the encryption algorithm, however, is insufficient for an intruder to determine the master string. The present invention illustratively uses the Data Encryption Standard (DES) in the implementation of E₁ and E₂.

In a preferred embodiment of the invention, challenge number C is a 64-bit random number. Such numbers are generally non-repeating and enhance security by virtue of th ir non-predictable character.

The present inv ntion advantageously regulates access to any on of a number of protected resources including information, cash, and physical ntry into a facility without r quiring the transmission of secret information across an interfac. Im-

portantly, the present invention eliminates the need to store and administer identification information regarding each user entitled to access to the protected resources.

It is a feature of the present invention that multiple secret codes are easily stored within a smart card, each providing access to a different facility, or backup access to the same facility in the event of a security breach (e.g., the master string becomes known). In the situation that security is breached, new secret codes can be derived at the authentication device by merely using a new master string. Such new secret codes would have already been stored within each smart card at the time of issue as a precautionary measure. Thus, should security become compromised, new smart cards do not need to be issued.

These and other features of the present invention will be more fully understood when reference is made to the detailed description and associated drawing.

Brief Description of the Drawing

FIG. 1 is a flow diagram illustrating the various steps performed in practicing the invention;

FIG. 2 is a flow diagram of the enciphering computation of the Data Encryption Standard;

FIG. 3 is a block diagram that illustrates the calculation of f(R,K) used in the Data Encryption Standard;

FIG. 4 discloses selection table S_1 used in the Data Encryption Standard:

FIG. 5 is a block diagram representation of the major functional components of a smart card system and their general interconnection with each other;

FIG. 6 illustrates use of the present invention in a computer access security system in accordance with the invention;

FIG. 7 illustrates use of the present invention in a premises access security system in accordance with the invention:

FIG. 8 discloses the functional components of a door lock such as used in connection with FIG. 7;

FIG. 9 illustrates the structure of a master string used in the encryption process:

FIG. 10 illustrates the structure of a challenge signal including information regarding the selection of the secret code to be used during the encryption process; and

FIG. 11 discloses a pseud -random number generator suitable for use as a challenge number generator.

Detailed Description

15

30

GENERAL

Referring to FIG. 1, there is disclosed a diagram which illustrates the salient features of the invention in modified flow chart form. The mechanical analog of a key and a lock is useful in connection with FIG. 1 because smart card 500 functions as a key and authentication device 700 functions as a lock. Since the authentication process requires activity on the part of both the smart card and the authentication device, the activity associated with each part is segregated to assist the reader in understanding the invention. Although not requned in the practice of the invention, security is enhanced by requiring the holder of the smart card to enter a password into the smart card, enabling it to commence the authentication process by transmitting a personal identification number (ID), to authentication device 700. Alternatively, the holder of the smart card could directly transmit (ID), to the authentication device 700. In either case, the following steps describe the authentication process: (1) In response to the receipt of a signal such as (ID)_n, box 740 recognizes the signal and initiates the generation of a challenge number. Additionally, secret code So is created (box 710) using encryption algorithm E1 (box 730) and the proffered personal identification number (ID)_n. (2) Challenge number C is generated (box 750), transmitted to smart card 500, and used internally (box 720). Note that a valid ID number is not required to initiate the generation of a challenge number - a feature that helps preserve confidentiality of the ID number. (3) Both the smart card 500 and the authentication device 700 (box 563 and box 720) calculate a response (R_n and R_n respectively) to the challenge number. Since secret code Sn and encryption algorithm E2 are contained in both the smart card and in the authentication device, the responses should be identical when compared (box 760). (4) Block 770 further enhances security, with minimum inconvenience to the system administrator, by testing whether the proffered (ID), corresponds to a lost or stolen card. The list of such cards is presumably small and is seldom updated. Once all of the above steps have been successfully completed, access to the computer is granted, a door is opened, a credit transaction is validated, or cash is delivered, etc.

The various boxes need not reside within the particular devic as shown in FIG. 1. For exampl, in a numb r of applications, the chall ng number generator can be located within the smart card while still preserving the benefits of the lnv ntion. Indeed, in the peer-to-peer authentication application described hereinafter, each smart card contains a challenge number generator, means for

comparing response numbers, and the E_1 algorithm including a master string. Further, user interface 100 can be built into the smart card 500 or the authentication device 700. It is an important advantage that the list of valid ID numbers need not be stored within the authentication device. It is sufficient that only the encryption algorithm E_1 , originally used to create S_n from (ID) $_n$, needs to be stored.

Stored within memory box 550 of smart card 500 is the above-identified personal identification number (ID)_n that is unique to that card. Also stored within box 550 are one or more secret codes S_n and encryption algorithm E_2 .

Secret code S_n comprises a plurality of binary digits stored in memory that are not accessible from outside the card. Further, S_n is written into memory at a time when the ID number is first assigned by the card issuer. S_n is linked to a particular personal identification number, designated, $(ID)_n$ by the functional relationship $S_n = E_1 - (ID)_n$. What this means is that encryption algorithm E_1 maps each unique personal identification number into a unique secret code. As a practical matter, a secret computer program transforms input signal $(ID)_n$ into output signal S_n . It is the use of this particular transformation that eliminates the need to store individual ID numbers. More will be said about this later.

Encryption algorithm E2 is a computer program executed by a microprocessor. It is jointly responsive to secret code Sn and to input binary data signal C for generating an output binary data signal R_n. Computation of R_n is indicated in box 563 where C is the challenge number and Rn is the response. For improved security, C is a large nonrepeating number so that an intruder making a large humber of observations of the challenge and response will never learn the manner by which they are related. So long as C and Sn are finite, however, it is theoretically possible for the determined intruder to learn the correct response to all challenges. Nevertheless, with a moderate length secret code, say 64 bits, there are approximately 18 x 1018 possible unique secret code combinations. Even with a computer aided lockpick that tried 10 billion different combinations every second, it would take 57 years to examine all combinations. This period could be lengthened substantially if additional delay, say 1 second, was introduced between challenge and response. By way of example, and not limitation, C may be a random number, pseudo-random number, or even a time clock (year: month: day: hour: seconds: tenths: etc.).

Stored in box 770 ar the ID numbers of lost and stolen cards as well as numbers that hav expired or, for one reason or another, no longer have permission to access the facility. Advantageously, even though the authentication devices

15

30

35

45

"knows" at the outset that the proffered ID number is unacceptable, access to the facility is not denied until the entire process has been completed. Thus, only minimum information is given to potential intruders. Storing a list of unacceptable numbers allows customization with minimum susceptibility to fraud. There is little or no incentive to increase the list of unacceptable ID numbers; while on the other hand, a great temptation exists to fraudulently increase the list of acceptable ID numbers - a temptation that the present invention eliminates.

DATA ENCRYPTION STANDARD (DES)

The purpose of any encryption algorithm is to convert confidential information (data) into a form that renders it unreadable to all except those who know how to decode the message. One simple technique involves substituting one letter of the alphabet with another for each of the letters. Such encryptions, however, are relatively easy to decrypt, even for the unsophisticated intruder. More complex techniques have arisen over the years to stay ahead of unsolicited decryption experts, and the art has progressed to the point that techniques exist that are so good that it no longer makes sense to try to unravel an encryption signal. One such technique that has gained wide acceptance is the Data Encryption Standard (DES) that is intended for implementation in special purpose electronic devices. In 1977, the National Bureau of Standards (now NIST) issued DES as a Federal standard, and the National Security Agency has certified new products using the standard. While a relatively brief discussion of the application of DES to the invention is set forth below, a more comprehensive treatment is set forth in the January 15,1977 Federal Information Processing Standards Publication 46 (FIPS 46), entitled "Specifications for the Data Encryption Standard."

DES is a private-key scheme in which both encrypting and decrypting keys are identical and secret. DES operates on data in blocks of 64-bits, sending it through 16 stages of the algorithm before exiting as a 64-bit cipher text. Encryption relies heavily on proper management of keys - the strings of characters that must be input to the algorithms before encryption or decryption can tak place. The present invention does not r quire d cryption, but rather relies on a comparison between two encrypted signals. Encryption algorithms E₁ and E₂ each use DES to achieve encryption; however, the data blocks and keys ar obtained from different sources. After a brief xplanation of DES is given, it will be applied to the present invention.

A flow diagram that illustrates the sequential operations performed in the DES enciphering computation is shown in FIG. 2. Input box 201 comprises a 64-bit ordered set (vector) of binary digits whose order is rearranged (permuted) according to a known pattern in an operation akin to shuffling cards. The permuted block of 64-bits is now split into two boxes 203 (Lo) and 204 (Ro), each comprising 32-bits in an operation akin to cutting the cards. At this point, the card shuffling analogy fails because mathematical operations 205 (modulo-2 addition) and 206 (cipher function f) are introduced along with key K. Values for K1... K16 are selected in accordance with 16 different predetermined schedules whereby each Kn comprises an ordered set of 48-bits chosen from the 64-bit key.

8

For completeness, the operation of cipher function (f) is shown in FIG. 3 where the calculation f(R, K) is diagrammatically laid out. In this figure, E denotes a function which takes a block of 32-bits as input and yields a block of 48-bits as output. The E function is very similar to the initial permutation of box 202, but now certain of the bits are used more than once. These blocks of 48 bits, designated 303 and 304 in FIG. 3, are combined by modulo-2 (exclusive or) addition in box 305. Selection functions S₁,S₂, S₈ take a 6-bit input number and deliver a 4-bit output number in accordance with a predetermined selection table such as shown in FIG. 4 which discloses the S₁, function. For example, if S_I is the function defined in this table and B is a block of 6 bits, then S₁(B) is determined as follows: The first and last bits of B represent, in base 2, a number in the range 0 to 3. Let that number be i. The middle 4 bits of B represent, in base 2, a number in the range 0 to 15. Let that number be j. Look up in the table the number in the ith row and ith column. It is a number in the range 0 to 15 and is uniquely represented by a 4-bit block. That block is the output $S_1(B)$ of S_1 for the input B. Thus, for input 011011 the row is 01 (i.e., row 1) and the column is determined by 1101 (i.e., column 13). In row 1, column 13 the number 5 appears so that the output is 0101. Selection functions, S1, S2,... S8 appear in the Appendix of the above-mentioned publication FIPS 46.

Referring once again to FIG. 3, the permutation function P is designated 306 and yields a 32-bit output (307) from a 32-bit input by permuting the bits of the input block in accordance with table P, also set forth in FIPS 46.

ENCRYPTION ALGORITHMS E1 AND E2

DES is now applied to encryption algorithm E₁

which is used to convert (ID), into S_n. Note that when the smart card is issued, it comes equipped with Sn already stored in its memory. Reference is now made to FIG. 9 which illustrates the structure of the master string which compris s 640-bits of secret data used by the encryption algorithm E1. The master string is interpreted as 10 separate characters (addressable by digits 0-9), each having 64 bits of data. The ID number comprises a block of 6 digits, each assuming some value between 0 and 9 inclusive. In the following example, encryption algorithm E₁ operates on (ID)_n (illustratively set equal to 327438) in the manner indicated. The first operation requires that the third character of the master string be combined with the second character of the master string in accordance with the DES enciphering computation. This operation is denoted d(3,2) where 3 is treated as the data block and 2 is treated as the key. The operation performed is shown in FIG. 2 in which the 64-bit number corresponding to the third character of the master string is used as input 201, the 64-bit number corresponding to the second character of the master string is used as K, and output 210 is a 64-bit number (designated "A") that will be used in a second operation.

The second operation performed is similar to the first except that "A" is combined with the seventh character of the master string in accordance with the DES enciphering computation. This operation is denoted by d(A,7) where A is a 64-bit number used as input 201, and the 64-bit number corresponding to the seventh character of the master string is used as K. The operation performed is shown in FIG. 2 and output 210 is a 64-bit number (designated "B") that will be used in a third operation.

These operations continue until all of the digits of (ID)_n are used. The last operation, d(D,8), results in a 64-bit number which is used as the secret code S_n . Accordingly, in this example, encryption algorithm E_1 uses the digits of (ID)_n to index characters of the master string. The DES enciphering computation shuffles these secret keys in a known, but non-reversible, manner to generate S_n .

DES is now applied to encryption algorithm E_2 which is used to convert S_n and C into a response number R_n (within the smart card), or R_n' (within the authentication device). S_n and C each comprise a 64-bit number which makes them ideally suited for the encryption computation shown in FIG. 2. Indeed, S_n and C are "shuffled" in accordance with the DES enciphering computation describ d above (see FIG. 2), and output box 210 now contains a 64-bit number designated R_n or R_n' . These numbers are ther after compared, and when they are identical the smart card is deemed to be authenticated. Although the DES nciphering computation

is illustratively shown, it is understood that other enciphering computations, having greater or lesser complexity, may be used without departing from the spirit of the invention.

CHALLENGE NUMBER GENERATOR

There are many techniques for generating suitable challenge numbers. Ideally such numbers are long, non-predictable, non-repeating and random. One known technique involves periodically sampling the polarity of a noise source, such as an avalanche diode, whose average dc output voltage is zero. As discussed above, the challenge number generator 750 (FIG. 1) may generate a random number, a pseudo-random number, or even a predictable number - depending on the degree of security warranted in the given application. One challenge number generator is shown in FIG. 11 which provides a pseudo-random number at its serial data output The generator comprises a 64stage shift register whose output is modulo-2 combined (via Exclusive-OR gates 111,112) with various of its stages and then fed back to the input of the generator. Although the serial data output pattern is very long (potentially generating all possible combinations of 64 bits), it eventually repeats itself. Nevertheless, by accelerating the clock rate at times when a challenge number is not needed, it would be most difficult to predict which particular combination of 64 bits was coming next.

The randomness of the challenge number is further improved by using the DES enciphering computation shown in FIG. 2. Here, the Parallel Data Output (Xo, ... Xo3) of the pseudo-random number generator shown in FIG. 11 is used as input 201 in FIG. 2, while one character of the secret master string is used in obtaining the various values for K. Recall that values for K1... K16 are selected in accordance with 16 different predetermined schedules whereby each Kn comprises an ordered set of 48-bits chosen from a 64-bit key. Since the software needed to implement DES, or the particular encryption algorithm used, is already in place in both the smart card and in the authentication device, it is cost effective to use it in connection with the generation of a challenge number. Indeed, if DES is used in forming the challenge number, it would be sufficient to increment a register each time a new challenge number is ne ded, and then use that number, rather than Xo,... X63, as input 201 in FIG. 2.

SMART CARD

55

35

20

25

30

35

Referring now to FIG. 5 there is disclosed a block diagram of a smart card 500 and a reader/writer unit 900 such as used in connection with the present invention. Although shown in greater detail in U.S. Patent 4,798,322, a brief description is presented here. Some of the principal components located on smart card 500 are microprocessor 560, electrically erasable programmable read-only memory (EEPROM) 550, analog interface circuit 540, secondary winding 521 of transformer 920, and capacitive plates 541-544.

Microprocessor 560 includes a central processing unit and memory means in the form of random access memory and read-only memory. A microprocessor available from Intel Corporation such as Part No. 80C51 may be used with the proper programming. Operating under firmware control provided by its internal read-only memory, the microprocessor 560 formats data to the EEPROM 550 and to the reader/writer unit 900 via the analog interface circuit 540. EEPROMS are available from a number of suppliers, many of whom are mentioned in an article entitled "Are EEPROMS Finally Ready to Take Off" by J. Robert Lineback, Electronics, Vol 59, No. 7, (Feb 17,1986), pp. 40-41. Data may be written to or used from an EEPROM repeatedly while operating power is being applied. When operating power is removed, any changes made to the data in the EEPROM remain and are retrievable whenever the smart card 500 is again powered.

The analog interface circuit 540 provides a means for interfacing smart card 500 with reader/writer unit 900. Within analog interface 540 are circuits responsive to capacitors 541-544, for exchanging data with reader/writer unit 900. Power for operating the card 500 is provided to the analog interface circuit 540 via inductive transfer, received by the secondary winding 521 of transformer 920. This transformer is formed when secondary winding 521 is coupled to a primary winding 921 within the reader/writer unit 900. The transformer 920 may advantageously include a ferrite core 922 in the reader/writer for increased coupling between the transformer primary winding 921 and secondary winding 521. A second such core 522 may also be included in the transformer 920 to further increase coupling efficiency. The primary winding 921 is driven at a 1.8432 MHz rate by power supply 930 whose operation is described with particularity in U.S. Patent 4,802,080 issu d January 31,1989.

Within the read r/writer unit 900, analog interface circuit 940 exchanges data with the smart card 500 under control of microprocessor 960. Capacitor plates 941-944 are aligned with the mating capacitor plates 541-544 within the smart card 500. The input/output serial data interface 950 is basically a

universal asynchronous receiver transmitter (UART) which may be advantageously included in the microprocessor 960. This UART is used for externally communicating with a suitably configured application station 990.

Application station 990 represents any one of a variety of stations, terminals or machines capable of interacting with the reader/writer unit 900 for the purpose of selectively granting access to the resources which it controls such as cash, premises access, information in a computer, credit authorization for a telephone call or the purchase of goods. etc. Stored within the application station is the computational power to carry out the authentication procedure disclosed in FIG. 1. Reader/writer unit 900 may itself be part of the application station 990 and its microprocessor 960, when provided with sufficient memory, is suited to carry out the authentication procedure. Also stored within the application station is the appropriate hardware to open a lock or remit cash. Such hardware is well known by those in the particular art to which the application station pertains. A discussion of certain of these applications follows.

APPLICATIONS

Computer Access Security System

FIG. 6 discloses one application of the present invention in a computer access security system. In this system, terminal stations 101 and 102 provide access to host computer 600 so long as the user can be authenticated. In one situation, the user inserts his smart card 501 into a terminal security server (TSS) 610 for the purpose of verifying that he is entitled to access host computer 600. Modems 641 and 643 are frequently needed to adapt digital signals to transmission over public switched network 650. At the host location, host security server (HSS)630, together with host smart card 503, grants access only to authorized users. In this application, TSS 610 includes a reader/writer unit 900 such as shown in FIG. 5, that interacts with smart card 501 to exchange electrical signals between the smart card and a particular application station. The user transmits his password to smart card 501 via t rminal station 101 which commences the authentication process with HSS 630 and host smart card 503. Security is improved by storing the authentication algorithms and mast r strings within smart card 503 rath r than in the host computer. Whereas a super-user might be able to access secret codes stored within the host computer 600, the host smart card is configured to only

grant or deny access; secret information within the card 503 is not available to anyone after it has been entered. Since individual user ID numbers do not have to be stored in the present invention, it is possibl to handle the authentication of vast numbers of users with minimal storage so that smart cards using EEPROMS of moderate size, say 2048 bytes, are adequate for the task. The authentication process performed in this application is the same as discussed above using DES or another suitable enciphering computation.

Variations of this system include the situation where the TSS 610 is replaced by a portable security server (PSS) 620. Here, the user types his identification number (ID)_n into terminal station 102. (ID)_n is then transmitted to HSS 630 which includes host smart card 503. HSS 630 returns a challenge number which is displayed on terminal station 102. The user then enters this challenge number into PSS 620 using keys 622. Contained within PSS 620 is smart card 502 which stores secret code S_n and encryption algorithm E2. It computes a response Rn to the challenge number and displays it on liquid crystal display 621. Thereafter, the user enters R_n into terminal station 102 and awaits access to host computer 600. Clearly, each terminal station 101,102 could contain the equipment presently housed within TSS 610 or PSS 620.

Premises Access Security System

An important application of the present invention is in connection with the replacement of conventional door locks and mechanical keys where high security is important. Smart cards are useful in this application because they can be selectively revoked and adapted for use only during predetermined hours. Further, they can be programmed to commence or expire on certain dates. The present invention is particularly advantageous in such a distributed system because the identity of each newly authorized user does not have to be communicated to each lock, although information regarding users no longer having authorization must be so communicated. The security of microwave "huts," which control vital junction points in the national telecommunication network, is of critical importance. Such locations warrant greater protection than easily duplicated mechanical keys can offer.

An example of a premises access security system is shown in FIG. 7 which illustrates another application of the present invention. Door 830 provides entry to a s cur location such as a room or a building. Outsid handle 850 does not normally operate the lock, but is provided m rely for conviently pushing or pulling in the door once the lock

is open. A bolt assembly is driven by an inside handl (not shown) and includes a protrusion 840 which engages a strike 995 positioned in the door jamb. In the embodiment of FIG. 7, the strik itself is activated to permit the opening and closing of the door. Alternatively, the bolt within the door could have been controlled in accordance with the invention. Lock 800 is positioned adjacent the door jamb on wall 820 and includes a slot 810 for inserting an electronic key.

Referring now to FIG. 8, additional detail is provided regarding the hardware needed to support this particular application. In order to obtain access, the user first inserts his key 500 (smart card) into slot 810 (see FIG. 7) of lock 800. Once the key 500 is in contact with reader/writer unit 900, as discussed in connection with FIG. 5, authentication can begin. The user enters his password using the switches 120 on user interface 100 which is transferred to key 500 via reader/writer unit 900. If the entered password matches the password stored in memory 550 of key 500, then the key transmits its identification number (ID)_n to application station 990, and more particularly to authentication device 700 which carries out the authentication procedure discussed in connection with FIG. 1. In the event that the key is authenticated, processor 760 delivers a pulse to relay driver 770 which activates relay 780 thereby closing contact K1. Power is now applied to electric strike 995 which enables the door to be pulled open. A suitable transducer for carrying out this function is the Model 712 Electric Strike, manufactured by Folger Adam Co. that requires 12 volts DC at 0.3 amperes. Information regarding door entry may be delivered to the user on display 110 of the user interface 100. Such information might include prompts for using the system, a message that the key has expired or that the password should be re-entered. Processor 760 includes memory for storing encryption algorithms E1 and E2 as well as a list of lost/stolen keys and those ID numbers that have been granted access to the facility over some time period. Such information can be delivered to, and displayed on, user interface 100 when properly commanded.

Multiple Secret Codes

In accordance with the present invention, the smart card may be used in connection with a plurality of authentication devices in which each device grants access to different user population. This is made possible by storing a plurality of secret codes within each smart card - very much like having a number of different keys on a singlikey ring. Knowing which secret code to use is communicated to the smart card when the chal-

20

leng is delivered. Recall that challenge C comprises a 64-bit (8 byte) random number in the preferred embodiment. An additional byte (header) is added to the challenge, as shown in FIG. 10, that selects one of the secret codes Sn stored within the memory of the smart card. Here, the header corresponds to the address of the particular secret code to be used in providing the correct response to the challenge. An 8-bit header accommodates 256 different secret codes, many of which may be used to enhance the security of a single authentication device. Perhaps 2 or 3 different challenges might be issued in an extremely high security application. In situations where 64-bits of random data are not necessary, various bit positions of the challenge number can be dedicated to identifying the particular secret code to be used.

Peer-to-Peer Authentication

In a number of situations, it is desirable for authentication to proceed between two members of a population who desire to exchange secret iniormation after the identity of each member is verified to the satisfaction of the other. The present invention is useful in this regard because it does not require storage of the identification numbers of all members of the population. However, each of the smart cards must generate a challenge signal, store secret code Sn as well as encryption algorithms E1 and E2, and compare response numbers with R_n with R_n. Authentication proceeds in a manner similar to the procedure of FIG. 1, except that the combined functions of smart card 500 and authentication device 700 are now contained within a single, more powerful smart card. After the first smart card authenticates itself to the second, the second smart card authenticates itself to the first. This assures the first user that he has reached the correct destination, and it assures the second user that the person seeking access is entitled to it. Since each smart card now carries the secret master string, security is potentially weakened. However, the master string is not retrievable from memory and cannot be determined by trial and error within a reasonable time.

Modifications and variations of the present invention are possible and include, but are not limited to, the following: (i) smart cards are portable devices that may assume any convenient shape; (ii) smart cards may include metallic contacts although the disclosed contactless interface offers great resistance to external contaminants and electrical discharge; (iii) challenge numbers need not be random or ev n s cret, although some degradation to security is inevitable; and (iv) encryption algorithms E₁ and E₂ may be I ss complex than

DES and may even b implemented in hardware comprising no more than an Exclusive-OR gate.

Claims

1. A system for controlling access to a secure facility, the system including a portable object (500) and means for transferring data between the portable object and the facility,

the facility comprising:

memory means for storing encryption algorithms E_1 and E_2 ;

means (750) for generating a challenge number (C):

means responsive to an identification signal (ID)-subn that identifies the particular portable object (500) seeking to gain access to the facility, and to encryption algorithm E_1 for generating a secret code (S_n):

means (720) responsive to the challenge number (C), to the secret code (S_n) and to encryption algorithm E_2 for generating a first response signal (R'_n) ; means (760) for comparing the first response signal (R'_n) with a second response signal (R_n) generated by the portable object, and for providing an enabling signal when the comparison is favorable:

the portable object (500) comprising:

- memory means (550) for storing the secret code (S_n) and the encryption algorithm E_2 ; and means (563) responsive to the secret code (S_n) , to the challenge number (C) received from the facility, and to encryption algorithm E_2 for generating a second response signal (R_n) and transmitting same to the facility.
 - 2. The system of claim 1 wherein the facility further includes:
- means for storing a list of identification numbers not entitled to access the secure facility; and means (770) for determining correspondence between the stored list of identification numbers and the identification signal that identifies the particular portable object seeking access to the facility, and for denying access to the facility when such correspondence exists.
 - 3. The system of claim 1 wherein the means (710) for generating the secret code (S_n) comprises a first processor, jointly responsive to the identification signal and to a secret master string, for executing a predetermined sequence of steps in accordance with noryption algorithm E_1 .
 - 4. The system of claim 1 wherein the means (720) for generating the first response signal comprises a first processor, jointly responsive to the secret code (S_n) and to the challenge number (C), for executing a predetermined sequence of steps in accordance with encryption algorithm E_2 .

- 5. The system of claim 1 wherein the means (563) for generating the second response signal comprises a second processor, responsive to the secret code and to the challeng number, for executing a predetermined sequence of steps in accordance with encryption algorithm E₂.
- 6. The system of claim 3 wherein encryption algorithm E₁ is a process for encrypting data in accordance with the Data Encryption Standard.
- 7. The system of claim 5 wherein encryption algorithm E_2 is a process for encrypting data in accordance with the Data Encryption Standard.
- 8. The system of claim 1 wherein the challenge number is substantially random.
- 9. A method for testing the authenticity of a portable electronic device (500) and for enabling access to a secure facility when the portable electronic device is authentic, the method comprising the steps of:

storing encryption algorithms E₁ and E₂; receiving an identification signal (ID)_n that identifies the particular portable electronic device seeking

access to the facility;

generating a secret code (S_n) in accordance with encryption algorithm E_1 using the identification signal as an input;

generating a challenge number (C) and transmitting same to the portable electronic device;

generating a first response signal (R'_n) in accordance with encryption algorithm E_2 using the secret code and the challenge number as inputs;

comparing the first response signal (R_n) with a second response signal (R_n) generated by the portable electronic device; and

enabling access to the secure facility when the comparison is favorable.

10. The method of claim 9 further including the steps of:

storing a list of identification numbers not entitled to access the facility; and

denying access to the facility when the received identification signal corresponds to a identification number stored on the list of those not entitled to such access.

.

10

15

20

25


30


35

40

45

50











FIG. 3


		0	1	2	3	4	5	CC 6	LUM 7	1 NP 8	10. 9	10	11	12	13	14	15
	0	14	4	13	1	2	15	11	8	3	10	6	12	5	9	0	7
ROW	1	0	15	7	4	14	2	13	1	10	6	12	11	9	5	3	8
No.	2	4	1	14	8	13	6	2	11	15	12	9	7	3	10	5	0
	3	5	12	8	2	4	9	1	7	5	11	3	14	10	0	6	13

FIG. 4









CHALLENGE HEADER

64 BITS 8 BITS

FIG. 10




FIG. 11

This Page Blank (uspto)